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Abstract--This paper proposes a new topology for fault current 
limiter (FCL) that is based on series LC resonance circuit. The 
proposed FCL uses a high speed switch to put an inductor in 
series with a capacitor and make resonance condition between 
them. This structure can hold the peak of fault current in the 
constant value that is not possible in previously introduced series 
resonance type FCLs. In such conditions, if fault continues, power 
system will not be experience large short circuit currents. Using 
non-superconducting inductor instead of superconducting one, 
leads to low construction and maintenance costs in this structure. 
In addition, in normal operation, capacitor of this FCL can be 
used as a series compensator. Analytical analysis for the proposed 
series resonance type FCL is performed in detail. Simulations are 
presented using PSCAD/EMTDC software to show the operation 
of the proposed FCL. Also, comparison between the proposed 
FCL and previous series resonance type FCLs is included in 
simulations. 
 
Keywords: fault current limiter, series resonance, non-
superconducting inductor, arrester, self turn off switch.  
I.  INTRODUCTION 
OWADAYS, with the trend of growing electric power 
systems and their interconnections, fault current levels 
are increased and these fault levels may exceed the current 
rating of system equipments. In this condition, the realization 
of a fault current limiter (FCL) is going to be expected 
strongly. FCL structures not only are used for effective 
suppression of faults in power system, but also are applied to 
variety of applications such as power quality and transient 
stability improvement. Many types of FCLs are introduced in 
literature, such as superconducting FCLs (resistive or 
inductive types), solid state FCLs, flux-lock type FCLs and 
resonance type FCLs [1-8]. 
Previously presented resonance type FCLs are used a 
capacitor in series or parallel with superconducting inductors 
and limited fault currents by this way [9-12]. However, these 
structures have two problems. Firstly, because of high 
technology and costs (construction and maintenance costs) of 
superconductors, there are not commercially available. 
Secondly, by using these structures, peak of current is not 
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constant during the fault and has increasing variation. So, for 
the faults that last more time, it may be harmful for utility 
equipments, even considering high speed breakers. In addition, 
by increasing manner of fault current, selecting the power 
rating of breakers will be a problem. 
In this paper a new series resonance type FCL is 
introduced. Using non-superconducting inductor in this 
topology leads to low construction and maintenance costs. 
Also, by the proposed FCL, fault current’s peak will be 
constant. In addition, capacitor of this structure can be used as 
series compensator in normal operation, that it is not possible 
in previously introduced series resonance type FCLs; because, 
in those structures inductor and capacitor are in resonance 
condition in normal operation of power system. Analytical 
analysis is performed and simulations are presented using 
PSCAD/EMTDC software to show the effectiveness of this 
structure. 
II.  POWER CIRCUIT TOPOLOGY OF THE PROPOSED FCL AND 
PRINCIPLES OF OPERATION 
Fig. 1 shows single phase power circuit topology of the 
proposed FCL. It is necessary to use a similar circuit for each 
phase in a three-phase power system. This structure is 
composed of two main parts which are described as follows: 
 
1) Bridge part: This part consists of a semi-conductor 
rectifier (SCR) bridge containing 1D  to 4D  diodes, a small dc 
limiting reactor ( dcL ), a self turn off switch (such as GTO, 
IGBT, etc) and a free wheeling diode ( fD ). 
2) Resonance part: This part consists of a series LC 
resonant circuit (
shL  and C ) that is tuned on 50 Hz network 
frequency and an arrester in parallel with the capacitor. Note 
that the natural resistance of inductor ( shR ) is considered too. 
Bridge part of FCL operates as a high speed switch that 
changes the fault current path to resonance part, when fault 
occurs. Obviously, as a conventional method, it is possible to 
substitute this part with an anti parallel connection of two 
semiconductor switches. In this case, it is necessary to use a 
series inductor with each switch for limiting the di dt . These 
inductors make a voltage drop on FCL in normal operation of 
power system. But, using diode rectifier bridge and placing a 
self turn off switch inside the bridge has two advantages 
compared to two anti-parallel switches as follows: 
 
1) This structure uses only one controllable semiconductor 
device which operates at dc side, instead of two switches that 
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Fig. 1. Power circuit topology of the proposed FCL 
 
operate at ac current. So, control circuit is simpler because of 
no need to switching ON/OFF at normal operation case. In 
addition, there is not switching losses. 
 
2) It is possible to placing a small reactor in series with the 
self turn off switch at dc side. This reactor plays two roles; 
Snubber for self turn off switch to protect it and current limiter 
at first moments of fault that will be discussed in detail. 
In normal operation of power system, self turn off switch is 
ON and small dc reactor is charged to the peak of line current 
and behaves as short circuit. Neglecting small voltage drop on 
diodes and self turn off switch, total voltage drop on FCL 
becomes almost zero and therefore, FCL does not affect 
normal operation of power system. As fault occurs, dc reactor 
limits increasing rate of short circuit current and starts to 
charge. When the line current reaches to the pre-defined value 
that can be set by system operator, control system turns off the 
self turn off switch. So, the bridge retreats from utility. At this 
moment, free wheeling diode turns on and provides free path 
for discharging the dc reactor. When the bridge turns off, fault 
current passes through the resonance part of the proposed 
FCL. 
Without using arrester in the proposed topology, only series 
LC resonance circuit will be in fault current path. As will be 
shown in analytical analysis section, in such condition, fault 
current will has increasing variations. But, by using arrester, 
fault current can be limited to a constant value. In addition, it 
is possible to protect the capacitor from over voltages that can 
be harmful. 
By removal of fault, self turn off switch turns on again and 
system returns to the normal state. 
Some previous structures have AC power losses in resonant 
circuit during no-fault condition, because of placing large 
inductor in line current path [11, 12]. But, this structure has 
very lower losses at normal condition. Total power loss of the 
proposed structure is made by semiconducting devices and 
small resistance of dc reactor. It is very small percentage of the 
transmitted power of feeder and can be ignored for most of 
practical applications [13]. 
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Fig. 2. Power system with the proposed FCL 
III.  ANALYTICAL ANALYSIS OF THE PROPOSED STRUCTURE 
Power system of Fig. 2 is used as a power system with the 
proposed FCL to perform analytical analysis and simulations. 
Study on operation of the proposed FCL during fault is 
presented in three modes as follow: 
Mode I: fault occurrence instant, ft  to self turn off switch 
operation, 
0t ; 
Mode II: self turn off switch operation to arrester 
conduction instant, 
1t ; 
Mode III: arrester conduction interval (
1t  to 2t ). 
A.  Mode 1 (from ft  to 0t  in Fig. 3) 
As mentioned in section II, in normal operation state, self 
turn off switch is ON and the proposed FCL has no effect on 
power system operation. When a short circuit occurs at ft , the 
dc limiting reactor can limit the increasing rate of fault current. 
The self turn off switch doesn’t operate until the line current 
reaches to a per-defined value (
0I ). Since, time interval of 
fault occurrence instant to self turn off switch operation is very 
small, its analysis is not presented in detail in this paper. 
B.  Mode 2 (from 0t  to 1t  in Fig. 3) 
The value of line current reaches to 0I  and self turn off 
switch turns off at this moment, 0t . Initial current value of 
shunt inductance and source inductance are zero and 0I , 
respectively. So, to calculate initial current value ( 0eqI ) for the 
equivalent inductance ( L ), Eq. (1) is used as follow: 
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In this condition, differential equation of line current 
( ( )i t ), can be expressed by Eq. (2). 
 
Fig. 3. Operation modes of the proposed FCL 
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where, 
sh sR R R  , sh sL L L  . 
So, equation of ( )i t  can be derived as follow: 
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In addition, the initial voltage of series capacitor is 
considered 
0v  at 0t . 
We know that the inductance of source is negligible in 
comparison with the Lsh. So, L  and C  are in resonance. If the 
fault lasts several cycles, ( )i t  will tend Eq. (6), 
approximately (considering Eq. (3)). 
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It is true that presence of L  and C  limit increasing rate of 
line current in fault condition, but it is not suitable for faults 
that last more time. In following discussion, it will be shown 
that using arrester in parallel with the series capacitor can 
prevent the increasing variation of fault current.  
C.  Mode 3 (from 
1t  to 2t  in Fig. 3) 
When the series capacitor voltage reaches to arrester 
voltage rating (
.arV ) at 1t , it is clamped to .arV . In this state we 
have: 
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Solving Eq. (7) results line current equation in arrester 
operation interval. So we have: 
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Equation (8) shows that if the fault takes several cycles, 
arrester prevents increasing state of line current. The mode of 
operation from 
2t  to 3t , is similar to mode 2, but initial values 
for series capacitor and inductance are different. There are 
similar conditions on 3 4[ , ]t t  interval and mode 3. 
Presented analysis shows that by selecting proper values for 
Lsh and C and Var. (see Eq. (3) and (8)), it is possible to control 
the fault current level in desired value. For high voltage levels, 
these values should be changed due to required high limiting 
impedance. Also, semiconducting devices should be chosen 
from available high rating devices [14]. 
IV.  SIMULATION RESULTS 
Power circuit topology of Fig. 2 is used for simulation at 
fault condition. Simulation parameters are as Table I. 
Fault occurs at 1ft s  and continues four cycles of power 
system frequency, 0.08s . When fault happens, the line current 
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increases sharply without using the proposed FCL. Fig. 4 
shows line current in this state. 
By using the proposed structure, before operation of self 
turn off switch, 
dcL  limits the increasing rate of fault current. 
When the fault current reaches to pre-defined value 
( 150oI A ), self turn off switch turns off and fault current is 
limited by resonance circuit to acceptable value (Fig. 5). 
Fig. 6 shows the arrester current. Conduction intervals of 
arrester are clear in this figure. Current of shL  is shown in Fig. 
7. Its current is equal to line current during fault and zero for 
no-fault conditions. 
Fig. 8 shows the series capacitor voltage. Considering Fig. 
8, it is obvious that arrester clamps capacitor voltage and 
protects it from over voltage conditions.  
To show the effectivness of using arrester, the line current 
and series capacitor voltage without using arrester in the 
proposed structure are shown in Fig. 9 and 10 in fault 
condition. Fig 9 and 10 show that if fault lasts several cycles, 
the line current and capacitor voltage increase to large values 
that may damage the capacitor and other equipments of power 
system or put them in stress. 
 
Table I: Simulation parameters 
Source 
parameters 
6.6sin( ) , , , 2 ;sV t kV L G RMS f      
50 , 0.5 , 4 ;s sf Hz R L mH     
Parameters of 
the proposed 
FCL 
Resonant 
circuit 
68 , 150 , 0.4 ;sh shC F L mH R     
. 5 , ;arV kV peak  
dc side 10 ;dcL mH 3 ;DF DIGBTV V V   
Load parameters 150 , 200 .L LR L mH    
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Fig. 4. Line current without the proposed FCL 
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Fig. 5. Line current with the proposed FCL 
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Fig. 6. Arrester current 
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Fig. 7. 
shL  current 
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Fig. 8. Series capacitor voltage 
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Fig. 9. Line current without using arrester in the proposed structure 
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Fig. 10. Capacitor voltage without using arrester in the proposed structure 
 
V.  CONCLUSION 
A new topology for FCL based on series LC resonance 
circuit is introduced in this paper. Analytic analysis for the 
proposed structure is performed carefully and simulations are 
presented using PSCAD/EMTDC software. This structure can 
limit the fault current level to a constant value and prevents its 
increasing variation. It has high speed and low cost because of 
using self turn off switch and non-superconducting inductor. In 
addition, capacitor of this FCL can be used as a series 
compensator. In general, the proposed structure has good 
capability for fault current limiting. 
VI.  REFERENCES 
[1] Ohsaki H., Sekino M., Nonaka S., “Characteristics of Resistive Fault 
Current Limiting Elements Using YBCO Superconducting Thin Film 
With Meander-Shaped Metal Layer,” IEEE Trans. Appl. Supercond., 
vol. 19, no. 3, pp. 1818-1822, Jun. 2009. 
[2] Sokolovsky V., Meerovich V., Vajda I., Beilin V., “Superconducting 
FCL: design and application,” IEEE Trans., Appl. Supercond., vol. 14, 
no. 3, pp. 1990-2000, Sep. 2004. 
[3] M. T. Hagh, M. Jafari and S. B. Naderi, “Transient stability 
improvement using non-superconducting Fault Current Limiter,” in 
Proc. Power Electronic & Drive Systems & Technologies Conference 
(PEDSTC), 2010, pp. 367−370. 
[4] S. H. Hosseini, M. Tarafdar Hagh, M. Jafari, S. B. Naderi and S. 
Gassemzadeh, “Power Quality Improvement Using a New Structure of 
Fault Current Limiter,” in Proc. International Electrical Engineering 
Conference (ECTI_CON), May 2010, pp. 641-645. 
[5] Sung-Hun Lim, Hyo-Sang Choi, Dong-Chul Chung, Yeong-Ho Jeong, 
Yong-Huei Han, Tae-Hyun Sung, Byoung-Sung Han, “Fault current 
limiting Characteristics of resistive type SFCL using a transformer,”  
IEEE Trans., Appl. Supercond., vol. 15, no. 2, pp. 2055-2058, Jun. 
2005. 
[6] Hoshino T., Mohammad Salim K., Nishikawa M., Muta I., Nakamura 
T., “DC reactor effect on bridge type superconducting fault current 
limiter during load increasing,” IEEE Trans., Appl. Supercond., vol. 11, 
no. 1, pp. 1944-1947, Mar. 2001. 
[7] M. Abapour, M. Tarafdar Hagh. “Nonsuperconducting Fault Current 
Limiter With Controlling the Magnitudes of Fault Currents,” IEEE 
Trans. Power Elec., vol. 24, no. 3, pp. 613-619, Mar. 2009. 
[8] Hyo-Sang Choi, Na-Young Lee, Young-Hee Han, Tae-Hyun Sung, and 
Byoung-Sung Han, “The Characteristic Analysis Between Flux-
Coupling and Flux-Lock Type SFCL According to Variations of Turn 
Ratios,” IEEE Trans., Appl. Supercond., vol. 18, no. 2, pp. 737-740, 
Jun. 2008. 
[9] K. Arai, H. Tanaka, M. Inaba, “Test of Resonance-Type 
Superconducting Fault Current Limiter,” IEEE Trans. On Appl. 
Supercond., vol. 16, no. 2, pp. 650-653, Jun. 2006. 
[10] H. Arai, M. Inaba, T. Ishigohka, “Fundamental Characteristics of 
Superconducting Fault Current Limiter Using LC Resonance Circuit,” 
IEEE Trans. Appl. Supercond., vol. 16, no. 2, pp. 642-645, Jun. 2006. 
[11] Hector G. Sarmiento, “A Fault Current Limiter Based on an LC 
Resonant Circuit: Design, Scale Model and Prototype Field Tests,” in 
Proc. iREP Symposium-Bulk Power System Dynamics and Control - 
VII, Revitalizing Operational Reliability August 19-24, 2007, pp. 1-5. 
[12] S. Henry, T. Baldwin, “Improvement Of Power Quality By Means Of 
Fault Current Limitation,” in Proc. IEEE, System theory, Proceedings 
of the Thirty-Sixth Southeastern Symposium on, 2004, pp. 280–284. 
[13] M. Tarafdar Hagh, M. Abapour. “Non-superconducting fault current 
limiters,” Euro. Trans. Elect. Power, vol. 19, Issue 5, pp. 669–682, July 
2009. 
[14] The Engineering Search Engine, Globalspec Inc., www.globalspec.com. 
 
 
